Cart (Loading....) | Create Account
Close category search window

A linear array of processors with partially shared memory for parallel solution of PDE

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Okawa, Y. ; Fac. of Eng., Osaka Univ., Japan ; Haraguchi, N.

A multiprocessor architecture with partially shared memory blocks is proposed which is suited for the successive approximation of scientific computing problems, such as matrix operations and partial differential equations. The topology is a ring, but the system configuration is a subset of an orthogonal multiprocessor that I.D. Scherson (1989) and K. Hwang (1989) have already proposed. An experimental system was built which was used to solve a heat-conduction problem. The computing time is about 600 s in the case of 256×256 grid points

Published in:

Supercomputing '90., Proceedings of

Date of Conference:

12-16 Nov 1990

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.