By Topic

RABIT: a new framework for runtime emulation and binary translation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. Pramanik ; Dept. of Comput. Sci. & Eng., State Univ. of New York, Buffalo, NY, USA ; S. J. Upadhyaya

Binary translation has been widely used as object code migration across different architectures. Most current works are targeted towards running an existing (old architecture) binary version of a complex application on a newer architecture and so availability of resources is not a problem. In this paper we propose a technique called RABIT for emulating a newer architecture's binary on an older one. RABIT will allow the consumers to emulate the applications developed for newer hardware on their older machines by incurring some performance trade-offs. This way the needy consumers can take advantage of the newer software features on their existing machines before they decide to upgrade them to later models. In situations where the newer hardware is in place, our technique can be used to run applications redundantly on the older machine for dependability analysis. It also provides the CPU architects with an instruction-level simulator to test the design and stability of a new CPU before the new hardware is actually in place. RABIT's design consists of a translator, an interpreter and a set of operating system services. To deal with the less amount of resources like registers in the older architecture as compared to the newer ones, we present a new register allocation algorithm. The feasibility of the technique is established by simulating RABIT for its performance.

Published in:

Simulation Symposium, 2004. Proceedings. 37th Annual

Date of Conference:

18-22 April 2004