By Topic

Synchronous latency insensitive design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Svensson, C. ; Linkoping Univ., Sweden

It has long been recognized that the on-going scaling leads to severe problems with wire delays, which eventually will become a showstopper for further scaling. Several methods to mitigate these problems have been suggested, maybe the most realistic one being the global asynchronous local synchronous (GALS) approach. In the same time we have learned how to manage system complexity through powerful methodologies, design flows and tools, based on the very successful paradigm of synchronous logic. The problem we face now is how to combine this successful paradigm with the need for mitigating wire delays. In this paper we will give a brief overview of onchip interconnect properties and the wire delay crisis. We will shortly review various proposals to manage the wire delay problem. Finally we propose a new solution, synchronous latency insensitive design, which manages the wire delay problem without disturbing the synchronous paradigm. The new solution is a variation of the GALS approach, which accepts large variations in clock skew and data latency, is completely synchronous at RTL level, has a completely synchronous implementation and can be implemented with only standard digital library cells. The proposed approach can also be extended to multiple clock frequencies. Summary form given only.

Published in:

Asynchronous Circuits and Systems, 2004. Proceedings. 10th International Symposium on

Date of Conference:

19-23 April 2004