System Maintenance Notice:
Single article purchases and IEEE account management are currently unavailable. We apologize for the inconvenience.
By Topic

Address generators for mapping arrays in bit-reversed order

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Harley, T.R. ; Texas Instrum.'' VoIP Group, Germantown, MD, USA ; Maheshwaramurthy, G.P.

A new technique enables fast Fourier transform (FFT) software to more efficiently use memory and processing time. The technique is used to design address pair generators for mapping an array in bit-reversed order. For exemplary digital signal processing (DSP) processors, in-place bit-reversed mappings based on the new technique were found to often have better computational efficiency than an out-of-place mapping.

Published in:

Signal Processing, IEEE Transactions on  (Volume:52 ,  Issue: 6 )