By Topic

IIR double-sampled switched-capacitor decimators for high-frequency applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Baschirotto, A. ; Dipartimento di Elettronica, Pavia Univ., Italy ; Castello, R. ; Montecchi, F.

The possibility of implementing the double-sampling (DS) techinque in infinite impulse response (IIR) first- and second-order switched-capacitor (SC) decimators is considered. The DS-SC circuits that result are designed using the same procedure as standard IIR decimators, and only a different SC implementation results with a reorganized clock phasing. The main advantage is that the time allowed for the op-amps to settle can be equal to the output sampling period rather than one half of it. Using the proposed DS decimators allows the design of high-frequency SC filtering systems (an antialiasing SC decimator filter and a `core' DS-SC filter) where the op-amp speed requirements are the same in each block

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:39 ,  Issue: 4 )