By Topic

Efficient coherent detector VLSI design for continuous phase modulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Tong Zhang ; Electr. Comput. & Syst. Eng. Dept., Rensselaer Polytech. Inst., Troy, NY, USA ; Jie Wu ; Saulnier, G.

This paper presents a continuous phase modulation (CPM) coherent detector design suitable for high throughput, low power VLSI implementations. The key component of CPM coherent detector is the trellis decoder. Compared with the Viterbi algorithm, the sub-optimum T-algorithm significantly reduces computation complexity and provides great potential to realize low power trellis decoding. But it is not suitable for VLSI implementations because it contains search-the-best-metric operation as a throughput bottleneck and suffers from unstructured data manipulation. We propose an algorithm level technique to eliminate the throughput bottleneck in the original T-algorithm, leading to a new SPEC-T algorithm. A VLSI architecture for implementing the SPEC-T algorithm is developed, in which a token bus structure is used to solve the unstructured data manipulation problem.

Published in:

Signals, Systems and Computers, 2004. Conference Record of the Thirty-Seventh Asilomar Conference on  (Volume:2 )

Date of Conference:

9-12 Nov. 2003