By Topic

A low-power ASIC design for cell search in the W-CDMA system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Chi-Fang Li ; Dept. of Electr. Eng., Nat. Chung-Cheng Univ., Chia-Yi, Taiwan ; Yuan-Sun Chu ; Wern-Ho Sheen ; Fu-Chin Tian
more authors

This paper presents a low-power ASIC design for cell search in the wideband code-division multiple-access (W-CDMA) system. A low-complexity algorithm that is able to work satisfactorily under the effect of large frequency and clock errors is designed first. Then, a set of low-power measures are employed in the design of hardware architecture and circuits. Finally, through power analysis, critical blocks are identified and redesigned so as to further reduce the power consumption. The final design shows that the power is reduced by 51% from the original design of 133.6 mW to 65.49 mW, and its core area is also reduced by 31.9% from 3.4×3.4 mm2 to 2.8×2.8 mm2. The design is implemented and verified in a 3.3-V 0.35-μm CMOS technology with clock rate 15.36 MHz.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:39 ,  Issue: 5 )