By Topic

The design of phase shaped filter in the satellite high-speed transmission and FPGA implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lu Hong-Yu ; Coll. of Electr. Sci. & Eng., Nat. Univ. of Defense Technol., Changsha, China ; Zhu Jiang ; Zhang Er-Yang

This paper introduces the fundamental design principle of phase shaped filter in the satellite high-speed transmission and presents a new design way of high-speed parallel look-up-table in which the high-speed data is processed in parallel. The key technique of the filter implemented by FPGA is discussed in detailed. The project is implemented in the Vietex-E chip of XILINX corporation and proved correct through MODELSIM timing simulation.

Published in:

Robotics, Intelligent Systems and Signal Processing, 2003. Proceedings. 2003 IEEE International Conference on  (Volume:2 )

Date of Conference:

8-13 Oct. 2003