By Topic

An efficient and practical architecture for high speed turbo decoders

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Abbasfar, A. ; Dept. of Electr. Eng., California Univ., Los Angeles, CA, USA ; Yao, K.

Turbo codes not only achieve near Shannon capacity performance, but also have decoders with modest complexity, which is crucial for implementation. So far, efficient architectures for decoding of turbo codes have been proposed that are suitable for sequential processing. A novel architecture for a very high-speed turbo decoder is presented. The method makes parallel processing feasible. The performance of this decoder is illustrated and the tradeoff between speed and efficiency is discussed. It is shown that some decoders can run faster by some order of magnitude while maintaining almost the same processing load. A new structure for the interleaver is proposed, which makes the implementation of such a decoder feasible. It has been shown that the new interleaver structure can perform as well as other good interleavers.

Published in:

Vehicular Technology Conference, 2003. VTC 2003-Fall. 2003 IEEE 58th  (Volume:1 )

Date of Conference:

6-9 Oct. 2003