By Topic

Junction leakage analysis using scanning capacitance microscopy

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tarun, A.B. ; Intel Technol. Philippines Inc., Cavite, Philippines ; Laniog, J.N. ; Tan, J.M. ; Cana, P.N.

We developed a technique to study junction leakage in an advanced complementary metal oxide semiconductor (CMOS) device using scanning capacitance microscopy (SCM). Devices marginally failing for leakage testing were particularly selected. Progressive metal cuts and direct probing were performed to isolate the affected test structure. A reverse bias voltage was applied across the n-well and p-type diffusion layer. The current-voltage (I--V) curves obtained confirmed presence of a leakage path between the n-well and the p+ diffusion. The SCM data revealed that the marginal leakage current was due to higher n-well doping level of the device compared to the control unit. Furthermore, the diode-tunneling equation was simulated and the results were in good agreement with empirical data. The SCM technique can, therefore, be very useful for defect localization and physical failure analysis of samples without interconnects or electrodes to aid in root cause identification.

Published in:

Device and Materials Reliability, IEEE Transactions on  (Volume:4 ,  Issue: 1 )