By Topic

FinFET SRAM - device and circuit design considerations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ananthan, H. ; Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA ; Bansal, A. ; Roy, K.

The quasi-planar double-gate FinFET has emerged as one of the most likely successors to the classical planar MOSFET for ultimate scalability. Unlike planar devices, its channel width is in the vertical direction; hence it is possible to increase effective channel width (and hence drive current) per unit planar area by increasing fin-height (SOI thickness). This translates directly to improved performance in interconnect-dominated circuits. In this paper we explore the joint Vdd-fin-height-Vt design space for a 65 nm FinFET SRAM. We report that 69% taller fins can accommodate 18% (140 mV) lower Vdd as well as 35 % (70 mV) higher Vt to deliver iso-performance at 87% lower sub-threshold leakage, 50% lower gate leakage, 25% lower dynamic energy, 13% higher static noise margin and 38% higher critical charge for soft-error immunity.

Published in:

Quality Electronic Design, 2004. Proceedings. 5th International Symposium on

Date of Conference:

2004