Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Digital implementation of diode-clamped three-phase three-level SVPWM inverter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lei Lin ; Coll. of Electr. & Electron. Eng., Huazhong Univ. of Sci. & Technol., Wuhan, China ; Yunping Zou ; Jie Zhang ; Xudong Zou

The conventional modulation strategies for diode-clamped three-phase three-level inverter have some disadvantages, such as switching loss of switching device. This paper presents a novel space vector pulse width modulation (SVPWM) scheme to reduce switching loss. Using this novel modulation strategy, the changing of switch states cause only one single phase voltage change every time. In this way, the inverter generates similar output voltage as that under the common strategies, whereas the switching loss is reduced. The proposed scheme has been digitally implemented by using TMS320F240 and its feasibility has been verified by the experimental results.

Published in:

Power Electronics and Drive Systems, 2003. PEDS 2003. The Fifth International Conference on  (Volume:2 )

Date of Conference:

17-20 Nov. 2003