By Topic

A new low switching noise CMOS logic circuits for single-chip CMOS imaging system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hoon Hee Chung ; Dept. of Electr. Eng., Arizona State Univ., Tempe, AZ, USA ; Jehyuk Rhee ; Youngjoong Joo

In this paper, we present a new low switching noise CMOS logic for on-chip CMOS image sensors, which reduce the switching noise through the substrate. The instantaneous peak current in digital system is the main source of the substrate noise and the injected current noise propagates through highly doped substrate and contaminates the sensitive image sensing systems. AMI 0.5 μm CMOS technology is used for the analysis of switching noise. Simulation results show that the proposed logic generates lower ground bounce compare to the other low noise logic circuits. As a result it enables system-on-chip CMOS imaging system to be less susceptible to switching noise than when using other low noise logics.

Published in:

Sensors, 2003. Proceedings of IEEE  (Volume:2 )

Date of Conference:

22-24 Oct. 2003