By Topic

Serial bit-stream analysis using quantum-dot cellular automata

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
J. R. Janulis ; Electr. & Comput. Eng. Dept., Valparaiso Univ., IN, USA ; P. D. Tougaw ; S. C. Henderson ; E. W. Johnson

Quasi-adiabatically switched quantum-dot cellular automata (QCA) devices present the opportunity to extend our efforts from the implementation of combinational logic devices to more useful sequential logic devices. One very important application of sequential logic is in the recognition of patterns in serial bit streams. This is important, for example, in Internet applications, where particular bit patterns are designated as "sentinel" characters that indicate a particular action should be taken. The foundation of a serial bit-stream analyzer is a shift register, which can be implemented very easily using quasi-adiabatically switched QCA devices. In addition to the shift register, the device will require a multiple-bit comparator, which has not yet been demonstrated in a QCA architecture. We will present a multiple-bit serial stream analyzer that combines the functions of the shift register and the comparator. This device will be analyzed first using behavioral and structural models developed specifically for this project, then its correct quasi-adiabatic behavior will be demonstrated using well established quantum mechanical models. We will show that the proposed device can be used to detect any arbitrary bit pattern appearing in a serial stream of data applied to its serial input. The bit pattern to be detected can be changed using device inputs, and a successful match will be indicated by asserting an output.

Published in:

IEEE Transactions on Nanotechnology  (Volume:3 ,  Issue: 1 )