By Topic

Incorporating standard CMOS design Process methodologies into the QCA logic design process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Henderson, S.C. ; Electr. & Comput. Eng. Dept., Valparaiso Univ., IN, USA ; Johnson, E.W. ; Janulis, J.R. ; Tougaw, P.D.

As the size and complexity of quantum-dot cellular automata (QCA) digital circuits increase, the amount of time needed to create a QCA layout and then simulate the quasi-adiabatic switching of that layout significantly increases. To help reduce this development time, the same design process methodology that has been applied in developing complementary metal-oxide semiconductor circuits over the past twenty years can be used in the development of QCA circuits. This methodology involves creating and verifying the circuits at higher levels of abstraction before they are implemented and verified at the device level. By following this methodology, QCA circuits can be developed and verified at a behavioral and structural level before they are implemented at a cellular level. Functional errors at these higher levels can quickly be detected and corrected so that when the quasi-adiabatic simulations are performed the circuits will perform properly. By finding these errors early in the process, the overall time to create and verify complex devices should be decreased. In this paper, we will summarize how this methodology was used in the design, layout, and simulation of a medium-scale QCA device that accepts a serial stream of data and monitors the data for a particular serial pattern of bits. Very-high-speed integrated circuit (VHSIC) hardware description language (VHDL) models were developed to represent and verify the QCA circuits before the cellular-level simulation was performed. First, behavioral VHDL models were used to verify the input/output operation of the different blocks in the circuit. Then, a VHDL library was created containing design entities that implement the different QCA interactions. This library was used to develop and verify a structural VHDL model that represented the initial QCA layout. Finally, after all the VHDL models were verified, the QCA circuit was then simulated using a more thorough simulation based on quantum mechanics. Using this methodology resulted in a more efficient design process, as design errors were detected much earlier in the development cycle.

Published in:

Nanotechnology, IEEE Transactions on  (Volume:3 ,  Issue: 1 )