By Topic

An efficient architecture for adaptive deblocking filter of H.264/AVC video coding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Miao Sima ; Inst. of Image Commun. & Inf. Process., Shanghai Jiao Tong Univ., China ; Yuanhua Zhou ; Wei Zhang

This paper proposes an efficient hardware architecture to accelerate adaptive deblocking filter of H.264/A VC video coding. Compact data access unit, line-of-pixel (LOP) is defined in this paper. Line-of-pixel and build-in data buffer are employed to simplify data exchange between deblocking filter and outside data memory. Edge filter, which is designed to process each group of pixels on both sides of one edge, is kernel of deblocking filter. It is implemented in multiple parallel pipelines to increase efficiency. By carefully design, the proposed deblocking filter can be embedded in general-purpose processor or DSP to support special instructions for acceleration of software codec. This filter also can be used to full hardware H. 264/A VC codec.

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:50 ,  Issue: 1 )