By Topic

Analog to digital converter using successive division intervals

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

This work presents a new methodology for analog-to-digital conversion by using comparison and voltage shifting. This new methodology is simpler than most analog-to-digital converters and requires simpler blocks. The precision, or number of bits, is given by the number of identical blocks used to implement the converter. Additionally, it is suitable for low voltage operation (as long as the operational amplifiers allow rail-to-rail operation), and meet precision and transmission speed needs required by digital signal processing circuits. In order to verify the feasibility of the technique, an 8-bit converter was implemented. The circuit was implemented in 0.35 μm low voltage CMOS and the whole IC takes an area of 1.81 mm2. The results are very encouraging to use this technique for larger number of bits.

Published in:

ASIC, 2003. Proceedings. 5th International Conference on  (Volume:1 )

Date of Conference:

21-24 Oct. 2003