By Topic

High-performance ROM design for embedded applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lin Hu ; Dept. of Electron. Eng., Xi'an Jiaotong Univ., China ; Zhibiao Shao

In this paper we describe a CMOS Read Only Memory architecture designed for high performances and low power consumption using dynamic logic. A NOR-type structure ROM is designed using the wired-nor cell array and single-phase operational clock control. By using the precharge-discharge dynamic logic, the voltage swing of the bitline can be kept small, thus improve the operating speed and reduce the switching power. The single-phase operational clock also benefits the interfacing to other blocks in the ASIC. This architecture is well suited for memories embedded within ASICs or SOCs due to its excellent speed/power performance and is very convenient for implementation using typical CMOS ASIC Process. Simulation and fabrication results show that the designed 1 K words*28 bits Mask ROM works well as micro-code memory in the micro-programmed microprocessor.

Published in:

ASIC, 2003. Proceedings. 5th International Conference on  (Volume:1 )

Date of Conference:

21-24 Oct. 2003