By Topic

Design and verification of a SoC-based high performance PCI Bridge

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ling Qun-fang ; Inst. of VLSI Design, Zhejiang Univ., Hangzhou, China ; Shen Hai-Bin ; Pan Guo-zhen ; Yan Xiao-lang

According to the SoC Design methodology, an IP (Intellectual Property) of high performance PCI Bridge compliant with the specification of PCI (Peripheral Component Interconnect) 2.2 is presented in this paper. Two new structures of functional reusability were introduced, which supported 32/64 bits transaction and configurable Host/Guest application mode. Also, the key technique for the realization of the PCI Bridge was analyzed. In order to assure the compatibility and to meet the functional testing and verification, a verification platform of PCI specification was presented. A formal verification method, which was used to verify the correctness of the implementation of PCI protocol, was as well proposed.

Published in:

ASIC, 2003. Proceedings. 5th International Conference on  (Volume:1 )

Date of Conference:

21-24 Oct. 2003