Close category search window
 

A synchronizing method for designing VLSI chip's P/G topology with noise and reliability considerations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jing Li ; Univ. of Electron. Sci. & Technol. of China, Chengdu, China ; Chunhui Li ; Juebang Yu

The reliability and optimum result of P/G nets routing method can affect area optimization and electricity performance of whole CMOS chip. Based on the analysis of noise uniform distribution and reliability of module operation, in this paper, we present a synchronizing method for optimum design of power and ground topology. Experimental results demonstrate the better characteristic of noise uniform distribution and operating reliability.

Published in:
ASIC, 2003. Proceedings. 5th International Conference on  (Volume:1 )

Date of Conference: 21-24 Oct. 2003

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.