Skip to Main Content
This paper reviews the key aspects in on-chip ESD (electrostatic discharge) protection circuitry design. The mixed-mode ESD simulation-design methodology is discussed to address the design prediction task. New challenges in ESD protection design for RF/mixed-signal ICs are discussed that include the complex ESD-circuit interactions. RF ESD protection characterization and full-chip ESD protection solutions.