By Topic

Key aspects on ESD protection design for ICs: mixed-mode simulation and RF/mixed-signal ESD

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Wang, A. ; Dept. of ECE, Illinois Inst. of Technol., Chicago, IL, USA ; Feng, H. ; Chen, G. ; Zhan, R.
more authors

This paper reviews the key aspects in on-chip ESD (electrostatic discharge) protection circuitry design. The mixed-mode ESD simulation-design methodology is discussed to address the design prediction task. New challenges in ESD protection design for RF/mixed-signal ICs are discussed that include the complex ESD-circuit interactions. RF ESD protection characterization and full-chip ESD protection solutions.

Published in:

ASIC, 2003. Proceedings. 5th International Conference on  (Volume:2 )

Date of Conference:

21-24 Oct. 2003