By Topic

A novel SAD computing hardware architecture for variable-size block motion estimation and its implementation with FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Cao Wei ; Microelectron. Center, Harbin Inst. of Technol., China ; Mao Zhi Gang

This paper presents a new hardware architecture that calculates SAD for variable block-size motion estimation (VBSME). The proposed architecture with a 16×1-PE array, a 4-stage adder tree and two flexible register arrays supports 16×16, 16×8, 8×8, 8×4, 4×8, and 4×4 block's SAD calculation. The architecture can be used in the encoder that supports the enhanced motion estimation with variable block size in the MPEG-4 AVC (advanced video coding) and the emerging H.264 standard. Our design was described in Verilog-HDL and implemented in a Altera FPGA APEX20K with a clock frequency of 120MHz allowing the processing of 29296 16×16 per search area.

Published in:

ASIC, 2003. Proceedings. 5th International Conference on  (Volume:2 )

Date of Conference:

21-24 Oct. 2003