By Topic

System-on-chip for mega-pixel digital camera processor with auto control functions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

A system on a chip design of digital camera processor for mega-pixel CCD digital camera is proposed. The processor integrates pipelined real-time digital image processor, JPEG codec and AE/AWB/AF controller. It supports 8-bit MCU and synchronous DRAM and provides interfaces to CCD, LCD, TV, PCMCIA, USB and EPP. The processor works in view-find, snapshot, playback and transfer modes. The snapshot speed is 5fps at 1.3M pixels and the view-find speed is fps. The chip is fabricated with 0.25 μm CMOS technology and has 200K logic gates with 12KB internal memory. The chip area is 25mm2 and the power consumption is 500mW at 54MHz system clock.

Published in:

ASIC, 2003. Proceedings. 5th International Conference on  (Volume:2 )

Date of Conference:

21-24 Oct. 2003