By Topic

FMAP: a technology mapping algorithm for FPGA with MUX-LUT mixed architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wen Yujie ; Fudan Univ., Shanghai, China ; Tong Jiarong ; Chiang, C.

Because of its advantages of the short design turnaround time and the convenience and low cost in integrated circuit prototyping and verification, the field programmable gate array (FPGA) has been widely utilized in many fields of electronic design. In this paper, a technology mapping algorithm for FPGA with MUX-LUT mixed architecture is presented. This algorithm, FMAP, is used in a design-aided software system for FPGA, which is developed specifically for an FPGA chip. FDP, with MUX-LUT mixed architecture. The bench marking result of technology mapping for FDP by FMAP is compared to the result of the Xilinx series by their own design system. The result is also presented in this paper.

Published in:

ASIC, 2003. Proceedings. 5th International Conference on  (Volume:2 )

Date of Conference:

21-24 Oct. 2003