By Topic

FPGA based EBCOT architecture for JPEG 2000

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Gangadhar, M. ; Dept. of Electr. Eng., Texas Univ., Dallas, TX, USA ; Bhatia, D.

In this paper a high speed FPGA based implementation of Embedded Block Coding with Optimized Truncation (EBCOT) algorithm used in JPEG 2000 has been proposed and implemented. The context formation engine used in EBCOT is analyzed and an architecture based on parallel processing of the three coding passes is proposed. The architecture is coded in VHDL and the design is targeted to Xilinx Virtex II FPGA family. When implemented on a XC2V1000 device, the design performs at 56 MHz after place and route. Simulation results show that the design can process a 512×512 image in less than 0.03 seconds and the processing time is reduced by more than 75% compared to sample based implementation and by more than 34% compared to the best architecture known.

Published in:

Field-Programmable Technology (FPT), 2003. Proceedings. 2003 IEEE International Conference on

Date of Conference:

15-17 Dec. 2003