By Topic

Design optimization of AlInAs-GaInAs HEMTs for high-frequency applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Lopez, J.M. ; Dept. de Fisica Aplicada, Univ. de Salamanca, Spain ; González, T. ; Pardo, Daniel ; Bollaert, S.
more authors

By using a Monte Carlo simulator, the static and dynamic characteristics of 50-nm-gate AlInAs-GaInAs δ-doped high-electron mobility transistors (HEMTs) are investigated. The Monte Carlo model includes some important effects that are indispensable when trying to reproduce the real behavior of the devices, such as degeneracy, presence of surface charges, T-shape of the gate, presence of dielectrics, and contact resistances. Among the large quantity of design parameters that enter the fabrication of the devices, we have studied the influence on their performance of two important factors: the doping level of the δ-doped layer, and the width of the devices. We have confirmed that the value of the δ-doping must be increased to avoid the reduction of the drain current due to the depletion of the channel by the surface potential. However, a higher δ-doping has the drawback that the frequency performance of the HEMTs is deteriorated, and its value must be carefully chosen depending on the system requirements in terms of delivered power and frequency of operation. The reduction of the device width has been also checked to improve the cutoff frequencies of the HEMTs, with a lower limit imposed by the degradation provoked by the offset extrinsic capacitances.

Published in:

Electron Devices, IEEE Transactions on  (Volume:51 ,  Issue: 4 )