Skip to Main Content
A fully integrated CMOS implementation of a continuous-time analog median filter is presented. The median filter uses two compact analog circuits as building blocks to implement the variable delay and median detection. Median detectors are based on current saturating transconductance comparators, while the time delay is implemented using first-order all-pass filters. Both circuits allow modular expansion for the implementation of large median filter array processors. Based on these blocks, a new fast technique for parallel image processing is presented. It is shown that an image of 91×80 pixels can be processed in less than 8 μs using an array of median filter cells. Experimental results of a test chip prototype in 2-μm CMOS MOSIS technology are presented.