By Topic

Efficient hardware architectures for eigenvector and signal subspace estimation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Fan Xu ; Dept. of Electr. Eng., Univ. of California, Los Angeles, CA, USA ; Willson, A.N., Jr.

We consider hardware solutions to the adaptive-signal subspace-estimation problem. In deriving a hardware-realizable subspace tracking algorithm, we have applied delayed updating to the PASTd algorithm to achieve high speed. Pipelined and systolic architectures and the estimation of the dominant eigenvector or the signal subspace are also studied. Methods for approximating a reciprocal computation are employed and simulation results are presented to validate our algorithm and hardware architectures.

Published in:

Circuits and Systems I: Regular Papers, IEEE Transactions on  (Volume:51 ,  Issue: 3 )