By Topic

A planar interconnection technology utilizing the selective deposition of tungsten-multilevel implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Thomas, D.C. ; Sch. of Electr. Eng., Cornell Univ., Ithaca, NY ; Wong, S.S.

The increases in crosstalk disturbance, signal delay, and current density as interconnections are scaled have been examined through simulations. Interconnections will greatly degrade the performance of integrated circuits if the metal pitch is reduced to much below 2 μm. An alternative to achieve the continuous demand in increasing the interconnection density is to add multiple layers of metallization. A tungsten interconnection technology, which inherently preserves a flat wafer surface, as well as providing frameless and stacked vias, has been demonstrated. Electrical characterization and limitations of the technology are discussed

Published in:

Electron Devices, IEEE Transactions on  (Volume:39 ,  Issue: 4 )