By Topic

A novel high speed asynchronous scalable variable-length self-routing packet switch

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Ting-Yuan Wang ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Kun-Tso Chen ; Hsien-Po Shiang ; Min-Lian Yang
more authors

In this paper, we propose a novel high-speed asynchronous scalable variable-length self-routing packet switch, called NTU-II switch. The architecture is based on a multi-plane crossbar structure with a self-routing switch element. Contrary to conventional crossbar switches, the proposed switch does not need any central controller, complex scheduling schemes, speedup mechanism, or arbiter. The routing mechanism works in each self-routing switch element independently and uses polling handshaking protocol to transfer packets between internal circuits. Therefore, the modular design, high scalability, and asynchronous transfer become possible and easier. The throughput of the proposed switch is analyzed and simulated. Owing to the sub-switch plane mechanism, the throughput of a four plane switch without input port expansion can easily reach 100% simulated in both uniform distribution input traffic and hot spot input traffic model. The architecture has been verified in 100 Mbps Ethernet system with FPGA, and completely simulated in 1 Gb/s (IEEE 802.3z) Ethernet system with FPGA (VirtexII vc2v3000fg676-4, Xilinx Corp.). Because of its simplicity and scalable design, the proposed switch also may be implemented by VLSI technology to meet the 10 Gb/s (IEEE802.3ae) Ethernet switch requirements.

Published in:

Communications, 2003. APCC 2003. The 9th Asia-Pacific Conference on  (Volume:3 )

Date of Conference:

21-24 Sept. 2003