By Topic

A distributed and scalable architecture for packet processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Roabtmili, B. ; Tehran Univ., Iran ; Yazdani, N. ; Nourani, M.

Growth of network line speeds and needs for new services in routers have led to the emergence of new generation of fast and scalable devices for packet processing, called network processors. In this paper, we propose a distributed model for packet processing, which is appropriate for network processors. In this model, the systems are extended to small networks of some basic connected nodes. Architecture of connections and topology of networks is the most important challenging task facing the designer. The proposed architecture contains a special instruction set devised for network environments. The architecture can be easily scaled and redesigned in functionality, instructions, memory and I/O system.

Published in:

Communications, 2003. APCC 2003. The 9th Asia-Pacific Conference on  (Volume:3 )

Date of Conference:

21-24 Sept. 2003