By Topic

The relative performance enhancement of strained-Si and buried channel p-MOS as a function of lithographic and effective gate lengths

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
M. P. Temple ; Cavendish Lab., Cambridge Univ., UK ; D. J. Paul ; Y. T. Tang ; A. M. Waite
more authors

The relative performance enhancement of strained-Si and buried channel p-MOS as a function of lithographic and effective gate lengths were investigated. Si- pMOS device results are presented from a standard 0.25 μm CMOS process. A SiGe buried channel device on a SiGe virtual substrate is also investigated. With the different diffusion constants for Si and SiGe layers part of this enchancement may be related to differences in channel length. To remove any such effects, the effective gate length (Leff) was extracted using the shift and ratio technique and performance improvements have been compared for both lithographic gate length (Lg) and effective gate length (Leff).

Published in:

Semiconductor Device Research Symposium, 2003 International

Date of Conference:

10-12 Dec. 2003