By Topic

Development of wafer level underfill material and process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Zhuqing Zhang ; Sch. of Mater. Sci. & Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Yangyang Sun ; Lianhua Fan ; Doraiswami, R.
more authors

The flip-chip on organic substrate has relied on underfill to enhance the solder joint reliability. The invention of the wafer level underfill technology has greatly improved the production efficiency of the flip-chip process. The development of wafer level underfill materials and processes relies on the fundamental understanding of the underfill curing process. A wafer level underfill material is developed; its curing kinetics is modeled using an autocatalytic model, based on which the B-stage feasibility of the underfill is investigated. The B-stage properties of the underfill are characterized in terms of its Tg, hardness, adhesion, dicing and storage capability. The developed wafer level underfill displays the high curing latency required in the reflow process, as well as good mechanical properties after the B-stage. The underfill is applied on a 6 inch bumped wafer and B-staged. Then the wafer is diced into individual components and assembled onto the FR-4 board.

Published in:

Electronics Packaging Technology, 2003 5th Conference (EPTC 2003)

Date of Conference:

10-12 Dec. 2003