By Topic

A Distributed Approach to Timing Verification of Synchronous and Asynchronous Digital Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ghosh, S. ; Bell Laboratories Research, Holmdel, NJ, USA

A new approach to the timing verification of digital designs is introduced in this paper. The approach is capable of verifying synchronous and asynchronous digital designs including self-timed asynchronous circuits [10]. Every component in a circuit is represented by a timing description that may concurrently execute with other descriptions. Communication between and scheduling of the timing descriptions are distributed in every description and, in this approach, parallelism may be utilized with relative ease. Conventional approaches to timing verification such as SCALD [7], TV [5], and the one reported by Hitchcock [4] are limited to the verification of synchronous designs only. The approach has been verified through an implementation in the RDV system [3] at Stanford University. Descriptions of timing models of asynchronous and synchronous digital devices including a simplified AMD2903 architecture are also presented in this paper.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:6 ,  Issue: 4 )