By Topic

Timing Analysis and Performance Improvement of MOS VLSI Designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Jouppi, N.P. ; Western Research Laboratory, Digital Equipment Corp., Palo Alto, CA, USA, and Computer Systems Laboratory, Stanford University, Stanford, CA, USA

TV is a MOS VLSI switch-level timing verifier. It has built-in direction-finding through pass transistors to minimize the number of false paths found, and has knowledge of clocking disciplines to increase the usefulness of timing analysis for chips with several clock phases. TV can find several distinct critical paths at once by using a modified breadth-first search, so that the number of runs of the timing verifier is reduced over systems providing single or multiple equivalent paths. It can analyze circuits with 40.000 transistors in under 30 min of VAX 11/780 CPU time. The IA is TV's novel interactive timing advisor that provides incremental timing analysis. The IA can compute the effects of small design changes in circuits with 100 000 transistors using only seconds of CPU time. The IA Autopilot can propose and evaluate its own design changes.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:6 ,  Issue: 4 )