By Topic

Symbolic Layout System: Application Results and Functional Improvements

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Terai, M. ; LSI Research and Development Laboratory, Mitsubishi Electric Corporation, Itami, Japan ; Ajioka, Y. ; Noda, T. ; Ozaki, M.
more authors

This paper provides an outline, together with application results and functional improvements, of the symbolic layout system MGX. MGX was developed to support the layout design of the functional blocks of microprocessors for MOS technology. The point considered the most important when we started developing MGX is reducing design time without much waste of silicon area. In order to achieve this goal, a layout style in MGX in which all symbolic layout elements are on movable grid points and which has an orderly structure is adopted, and the fast compaction algorithm is selected. Another consideration for the system is to support the whole LSI layout process. Using MGX, a 16-bit microcontroller chip was successfully designed. MGX offered high transistor packing density and high productivity of the layout design. The experience with this layout design has shown that another goal to be achieved in the development of a symbolic layout system is the ability to update designed physical layout patterns with advances in LSI fabrication technology without having to redo the layout. Hence, MGX has been improved so as to deal with various design rules which may become possible with advances in LSI fabrication technology and to give higher transistor packing density. Experimental results show that the transistor packing density of the layout of a D flip-flop which is designed by using MGX increases by approximately 39 percent due to these improvements.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:6 ,  Issue: 3 )