By Topic

Symbolic Layout for Bipolar and MOS VLSI

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Szabo, K.S.B. ; Bell-Northern Research, Ottawa, Ontario, Canada ; Leask, J.M. ; Elmasry, M.I.

VLSI design requires design methodologies which are tailored to the implementation technology. Symbolic layout has been addressed in the past for MOS technology, while bipolar technology has largely been ignored. This paper describes a novel symbolic design technique which addresses both bipolar and MOS technologies. The technique allows the designer to symbolically layout nMOS, CMOS, and bipolar circuit structures. The symbol set is used for both MOS and bipolar devices in an integrated and consistent way. It is closely related to the mask layout information rather than circuit schematics. Thus, it allows the creation of any circuit structure based on bipolar, MOS, CMOS, BIMOS, and BICMOS technologies. Design examples are given.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:6 ,  Issue: 2 )