By Topic

The Outline Procedure in Pattern Data Preparation for Vector-Scan Electron-Beam Lithography

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Komatsu, K. ; Atsugi Electrical Communication Laboratories, Nippon Telegraph and Telephone Corporation, Kanagawa, Japan ; Suzuki, M.

This paper describes a new algorithm and some applications of an outline procedure for LSI mask patterns. The outline procedure, which extracts the outline of designed primitive shapes, is required in pattern data preparation for electron-beam (e-beam) writing. A novel algorithm is developed to extract the outlines of patterns from a large number of designed shapes within a whole chip area. The algorithm is able to extract the outline with no limit to the number of vertices in a reasonable time. A program in which the algorithm is implemented is able to compensate for some process biases and leads to a successful 1-Mbit DRAM e-beam fabrication. Some other related applications, such as proximity effect correction, are also presented.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:6 ,  Issue: 1 )