By Topic

SLS: An Advanced Symbolic Layout System for Bipolar and FET Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Posluszny, S.D. ; IBM, East Fishkill, NY, USA

This paper describes features of the Symbolic Layout System (SLS), an advanced layout system for VLSI designs. Symbolic layout is a method by which point objects, wires, and regions are sketched on a virtual grid, converted to shapes, and then spaced according to a set of minimum ground rules using a compactor. Point objects are defined as terminals, FET transistors, contacts, or vias. These objects are connected using wires or "sticks." Flexible regions (orthogonal polygons) are provided for building wells, bipolar transistors, or complex devices. Network extraction is performed on the wires and point objects to check connectivity and provide net information to the compactor. The compaction process is interactively controlled, allowing the user to override design rules, insert jogs, build compaction fences, and specify the compaction center. SLS is technology independent, making it useful for bipolar and FET technologies.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:5 ,  Issue: 4 )