By Topic

FINDER: A CAD System-Based Electron Beam Tester for Fault Diagnosis of VLSI Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kuji, N. ; Atsugi Electrical Communication Laboratory, NTT, Atsugi-shi, Kanagawa, Japan ; Tamama, T. ; Nagatani, M.

A new electron beam tester, "FINDER" (Fault Identification system for LSI circuits with a Noncontacting Database-oriented Electron beam testeR), has been developed. This tester can automatically pinpoint faulty gates in logic VLSI circuits. It consists of a Scanning Electron Microscope (SEM) and an LSI Computer-Aided Design (CAD) system in a host computer. A logic-state image is observed from the surface of an LSI circuit being tested with the SEM. In addition, corresponding interconnection patterns superimposed with simulated logic states are obtained from the CAD system. Both images are matched automatically in the host computer, and the observed logic state for every interconnection pattern is then checked. Faulty gates can be pinpointed by tracing nodes with incorrect logic states on a logic circuits.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:5 ,  Issue: 2 )