By Topic

A Physical and SPICE-Compatible Model for the MOS Depletion Device

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Di Ma ; Standard Microsystems Corporation, Hauppauge, NY, USA

An MOS depletion device model that is compatible with SPICE circuit simulation program and based on device physics is described. The depletion device is modeled by an equivalent circuit consisting of various well-characterized semiconductor devices, for example, the enhancement MOS device and the JFET. IT has the advantages of both the existing physical and empirical models. The model is applicable to immediate circuit simulation and device fabrication. Derivation of the model along with its parameters for the Gaussian impurity distribution is given. Implementation of circuit simulation with SPICE is demonstrated. More accurate results compared to the empirical model are obtained.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:4 ,  Issue: 3 )