By Topic

A Network Comparison Algorithm for Layout Verification of Integrated Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
E. Barke ; Institut fuer Grundlagen der Elektrotechnik und electrische Messtechnik der Universitaet Hannover, Hannover, Germany

An algorithm is presented which compares the actual topology of an integrated circuit derived from its layout with a user-supplied description of the intended nominal circuit at the transistor level. Devices and nets in both circuits may be named arbitrarily. Using information about device types and pin types to weight the nodes of the corresponding graphs, isomorphism is tested and the names of devices and nets are matched. Differences are isolated and result in an error report for layout correction. The implemented program NEtwork COMparison (NECOM) has proven to be particularly efficient for analog bipolar circuits. It represents an essential part of a recently developed complete mask artwork analysis system called ALAS.

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:3 ,  Issue: 2 )