By Topic

An Efficient MOS Transistor Model for Computer-Aided Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Silburt, A.L. ; Mosaid Inc., Kanata, Ont., Canada ; Foss, Richard C. ; Petrie, W.F.

This paper describes a dc model for MOS enhancement-mode transistors. The transport current and threshold voltage equations are simpler in form than many other models that are currently in use. This greatly eases the problem of extracting parameter values from measured data, since major parameters are directly related to process constants and secondary parameters follow from realistic approximations. The model has been successfully fitted to a high degree of accuracy to several NMOS and CMOS processes. When installed in a Computer-Aided Design (CAD) program, the model can substantially improve the execution time for circuit simulations.

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:3 ,  Issue: 1 )