By Topic

A novel all-digital PLL with software adaptive filter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Liming Xiu ; Texas Instrum. Inc., Dallas, TX, USA ; Wen Li ; J. Meiners ; R. Padakanti

The phase-locked loop (PLL) is one of the key building blocks of modern electronic designs. This paper presents a novel PLL structure that utilizes a "flying-adder" frequency synthesizer as its digital control oscillator (DCO), a software implemented adaptive IIR filter as its loop filter, and a unique counter as its phase detector. This all-digital PLL (ADPLL) achieved the desired functionality with additional advantages including no off-chip R and C components required, dynamic control of the loop gain on the fly, easy implementation on the digital CMOS process. This paper presents detailed descriptions of each component of this ADPLL; it also presents the system modeling in Z-domain, by mapping from S-domain, for dynamic response, stability, and steady-state error study.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:39 ,  Issue: 3 )