By Topic

Compact analytical physical-based model of LTPS TFT for active matrix displays addressing circuits simulation and design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Benzarti, W. ; Thales Res. & Technol., Orsay, France ; Plais, F. ; De Luca, A. ; Pribat, D.

Either at pixel or driver levels, low-temperature polysilicon (LTPS) is becoming a standard technology for the fabrication of thin-film transistors (TFTs) used in active matrix liquid crystal displays and in active matrix organic light emissive displays. Given the complexity of addressing or pixel circuits, simulation is becoming more and more necessary. In order to reach the required level of simulation efficiency, an accurate model has been developed. This model takes into account all the operating regimes, capacitors contributions, and frequency dispersion effects. In order to be able to simulate large number of matrix pixels and/or integrated drivers, this model is simple enough to allow simulator convergence. Based on 38 parameters, it presents an easy electrical parameters characterization methodology. Moreover, physical parameters use allows an easy modification of the model performances depending on polycrystalline silicon TFT technology properties and evolution.

Published in:

Electron Devices, IEEE Transactions on  (Volume:51 ,  Issue: 3 )