Referenced Items are not available for this document.
A VLSI DSP chip that will significantly improve the processing throughput for a general class of iterative deconvolution algorithms is presented. The design is based on a systolic array concept. This will enable these algorithms to be used for real-time DSP applications which formerly, due to speed limitations, were not possible. The increased class of applications will enable further understanding of these applications. The higher throughput will also enable the researcher to further take advantage of the features unique to iterative deconvolution
Published in:
Instrumentation and Measurement, IEEE Transactions on
(Volume:41
,
Issue:
1
)
Date of Publication: Feb 1992
- Page(s):
- 147 - 151
- ISSN :
- 0018-9456
- INSPEC Accession Number:
- 4170855
- Digital Object Identifier :
- 10.1109/19.126650
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 06 August 2002
- Issue Date :
- Feb 1992
- Sponsored by :
- IEEE Instrumentation and Measurement Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
