By Topic

VLSI based analog power system emulator for fast contingency analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Carullo, S.P. ; Carderock Div., Naval Surface Warfare Center, Philadelphia, PA, USA ; Olaleye, M. ; Nwankpa, C.O.

This paper is concerned with the development of a fast, programmable, and reconfigurable power system emulator using an analog/mixed-signal VLSI microchip. The proposed microchip is capable of emulating behaviors of large power system networks under various conditions with faster than real-time computation time that is independent of the size of the power system network. The proposed model focuses on static security analysis, where the main objective is to access the existing operating state of the system. If the state is found to be secure, contingency analysis is performed to evaluate system vulnerability and time necessary to obtain such results. This time is compared to traditional computational techniques to evaluate static security of a power system. This paper discusses the design methodology of the proposed microchip and describes a smaller scale prototype of the analog emulator that is currently being developed on printed circuit boards (PCBs).

Published in:

System Sciences, 2004. Proceedings of the 37th Annual Hawaii International Conference on

Date of Conference:

5-8 Jan. 2004