50-nm fully depleted SOI CMOS technology with HfO/sub 2/ gate dielectric and TiN gate | IEEE Journals & Magazine | IEEE Xplore