Poly-Si TFTs with asymmetric dual-gate for kink current reduction | IEEE Journals & Magazine | IEEE Xplore